

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/757,452		01/15/2004	Satoshi Inoue	040840.01	040840.01 4090	
25944	7590	07/23/2004		EXAM	EXAMINER	
OLIFF & B		GE, PLC	PRENTY, MARK V			
P.O. BOX 19 ALEXANDI		22320		ART UNIT	PAPER NUMBER	
				2822		
			DATE MAILED: 07/23/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/757,452	INOUE ET AL.				
Office Action Summary	Examiner	Art Unit				
	MARK V PRENTY	2822				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the o	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailir earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tirely within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
 1)⊠ Responsive to communication(s) filed on 13 J 2a)⊠ This action is FINAL. 2b)□ This 3)□ Since this application is in condition for allowed closed in accordance with the practice under the condition of the condition	s action is non-final. ance except for formal matters, pro					
Disposition of Claims						
4) Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-7 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

Application/Control Number: 10/757,452 Page 2

Art Unit: 2822

This Office Action is in response to the amendment filed on July 13, 2004.

Claims 3 and 4 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Independent claim 1, upon which claims 3 and 4 depend, recites: "an extension of the gate electrode extending outwardly above the channel region."

Dependent claim 3 is indefinite in reciting that the extension extends from both ends of the gate electrode, because such is inconsistent with independent claim 1's requirement that the extension extends outwardly above the channel region (although Fig. 1 illustrates a gate extension 151 extending from both ends of gate electrode 15, gate extension 151 is not above channel region 17²).

Claim 4 depends on claim 3 and is thus similarly indefinite.

Claims 1-3 and 5, at least insofar as understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne et al. (United States Statutory Invention Registration H1435 - hereafter Cherne – cited in the Information Disclosure Statement filed on January 15, 2004) together with Hisamoto et al. (United States Patent 5,115,289 - hereafter Hisamoto – cited in the Information Disclosure Statement filed on January 15, 2004).

¹ Fig. 2 illustrates extension(s) 152 of the gate electrode 15 extending outwardly above the channel region 17.

² See Miyamoto et al. (United States Patent 6,064,090, cited in the Information Disclosure Statement filed on January 15, 2004) at Figs. 2-3.

With respect to independent claim 1, Cherne discloses a thin film transistor including a plurality of component parts (see the entire reference, including the Figs. 11-12 disclosure), comprising: a channel region; a gate electrode opposed to the channel region; a gate insulating film provided between the channel region and the gate electrode; a source-drain region connected to said channel region; a source-drain wiring layer electrically connected to said source-drain region; and an extension of the gate electrode extending outwardly above the channel region.

The difference between claim 1 and Cherne is claim 1 also comprises a gate wiring layer electrically connected to the gate electrode (Cherne does not explicitly disclose a gate wiring layer electrically connected to its gate electrode).

Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer (see Hisamoto's Fig. 18a disclosure, for example, and note contact hole 510).

It would have been obvious to one skilled in this art to provide Cherne's transistor with a gate wiring layer electrically connected to the gate electrode, because Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer.

Claim 1 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to independent claim 2, Cherne discloses a thin film transistor including a plurality of component parts (see the entire reference, including the Figs. 11-12 disclosure), comprising: a channel region; a gate electrode opposed to the channel region; a gate insulating film provided between the channel region and the gate electrode; a source-drain region connected to said channel region; a source-drain wiring layer electrically connected to said source-drain region; and an extension extending from at least one end of the gate electrode along a channel length direction.

The difference between claim 2 and Cherne is claim 2 also comprises a gate wiring layer electrically connected to the gate electrode (Cherne does not explicitly disclose a gate wiring layer electrically connected to its gate electrode).

Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer (see Hisamoto's Fig. 18a disclosure, for example, and note contact hole 510).

It would have been obvious to one skilled in this art to provide Cherne's transistor with a gate wiring layer electrically connected to the gate electrode, because Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer.

Claim 2 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to dependent claim 3, Cherne's gate extension extends from both ends of the gate electrode along a channel length direction (see Fig. 12).

Claim 3, at least insofar as understood, is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to dependent claim 5, Cherne teaches that thin film transistors are used in CMOS architectures (see the Background of the Invention) and Hisamoto teaches that an inverter circuit is one such CMOS architecture (see Hisamoto's Figs. 18a-18b disclosure).

It would have been obvious to one skilled in this art to use the obvious Cherne/Hisamoto thin film transistors in a CMOS inverter circuit because Cherne teaches that thin film transistors are used in CMOS architectures and Hisamoto teaches that an inverter circuit is one such CMOS architecture.

Claim 5 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne et al. (United States Statutory Invention Registration H1435 - hereafter Cherne – cited in the Information Disclosure Statement filed on January 15, 2004) together with Hisamoto et al. (United States Patent 5,115,289 - hereafter Hisamoto – cited in the Information Disclosure Statement filed on January 15, 2004) and Yamazaki et al. (United States Patent 5,959,313 – hereafter Yamazaki – cited in the Information Disclosure Statement filed on January 15, 2004).

Claims 6 and 7 depend on independent claim 1. The explanation of the above rejection of independent claim 1 under 35 U.S.C. 103(a) as being unpatentable over

Cherne together with Hisamoto is hereby incorporated by reference into this rejection of dependent claims 6 and 7 under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto and Yamazaki.

The difference, therefore, between claims 6 and 7 and the obvious Cherne/Hisamoto device is claim 6 recites a display device comprising a driving circuit including a thin film transistor according to claim 1 and claim 7 recites an electronic apparatus comprising a display device as defined in claim 6.

Yamazaki teaches using thin film transistors in a display device's driving circuit and using that display device in an electronic apparatus (see Yamazaki's Fig. 6 disclosure).

It would have been further obvious to one skilled in this art to use the obvious Cherne/Hisamoto thin film transistor in a display device's driving circuit and to use that display device in an electronic apparatus, because Yamazaki teaches using thin film transistors in a display device's driving circuit and using that display device in an electronic apparatus.

Claims 6 and 7 are thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto and Yamazaki.

The applicant's amendment to dependent claim 3 does not obviate the rejection of claims 3 and 4 under 35 U.S.C. 112, second paragraph, as explained above.

Art Unit: 2822

The applicant's arguments with respect to the rejection of claims 1-3 and 5 under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto, and with respect to the rejection of claims 6 and 7 under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto and Yamazaki, are incorrect because they ignore Cherne's Figs. 11-12 disclosure, which is explicitly relied upon in those rejections.

First, contrary to the applicant's allegation that: "neither Cherne, Hisamoto or Yamazaki, either alone or in combination, disclose or suggest a thin film transistor, including at least an extension of the gate electrode extending outwardly above the channel region, as recited in independent claim 1," (emphasis in original), Cherne discloses a thin film transistor including at least an extension of the gate electrode extending outwardly above the channel region (see Cherne's Figs. 11-12 disclosure, as explained in the rejections).

Furthermore, contrary to the applicant's allegation that: "neither Cherne, Hisamoto or Yamazaki, either alone or in combination, disclose or suggest a thin film transistor, including at least an extension extending from at least one end of the gate electrode along a channel length direction, as recited in independent claim 2," (emphasis in original), Cherne discloses a thin film transistor including at least an extension extending from at least one end of the gate electrode along a channel length direction (see Cherne's Figs. 11-12 disclosure, as explained in the rejections).

Application/Control Number: 10/757,452

Art Unit: 2822

Applicant's amendment necessitated the new ground(s) of rejection presented in

this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37

CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the date of this final action.

Registered practitioners can telephone the examiner at (571) 272-1843. Any

voicemail message left for the examiner must include the name and registration number

of the registered practitioner calling, and the Application/Control (Serial) Number.

Technology Center 2800's general telephone number is (571) 272-2800.

Mark V. Prenty

Page 8